



U1A




STM32F405RGT6



USB DPU requires stable levels on PA10, PB5, PB11 & PC11. PB2 must be low during boot.
R12, R13, R20 & R21 provide stable input levels for DPU.




B





STM32F405RGT6




B



STM32F405RGT6





B




STM32F405RGT6




STM32F405RGT6





STM32F405RGT6




STM32F405RGT6





STM32F405RGT6



STM32F405RGT6



STM32F405RGT6



STM32F405RGT6

Fit U4 for USB OTG. Vin must be 5V
Blue LED will indicate host mode if OTG enabled.

All pins are 5V tolerant except PA4 & PA5
Therefore X skin SPI is not 5V tolerant
PC13 is limited to 3mA out

R19 prevents a silicon failure
from short circuiting the backup battery. Header 8-P1P8

Test points for JTAG debug available on bottom connector
Note: LED resistors may need to be removed for debug (tbd).

Title	TPYBoard STM32405 48Pin Schematic		Cannot open file
Size	A3	Number	Revision
Date	2017/3/7	Sheet	of
		PYB_V1_0b	